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We develop a robust and versatile platform to define nanostructures at oxide interfaces via pat-
terned top gates. Using LaAlO3/SrTiO3 as a model system, we demonstrate controllable electro-
static confinement of electrons to nanoscale regions in the conducting interface. The excellent gate
response, ultra-low leakage currents, and long term stability of these gates allow us to perform a
variety of studies in different device geometries from room temperature down to 50 mK. Using a
split-gate device we demonstrate the formation of a narrow conducting channel whose width can be
controllably reduced via the application of appropriate gate voltages. We also show that a single
narrow gate can be used to induce locally a superconducting to insulating transition. Furthermore,
in the superconducting regime we see indications of a gate-voltage controlled Josephson effect.
Despite decades of intense study, transition metal ox-
ides continue to reveal fascinating and unexpected physi-
cal properties that arise from their highly correlated elec-
trons [1]. Propelled by recent developments in oxides
thin film technology it has now become possible to cre-
ate high quality interfaces between such complex oxides,
which reveal a new class of emergent phenomena often
non-existent in the constituent materials [2, 3]. In par-
ticular, there has been a growing interest in interfaces
that host a conducting two dimensional electron system
(2DES) [4, 5]. This 2DES has been shown to support
high mobility electrons [5–7], magnetism [8] and super-
conductivity [9]. In addition to this inherently rich phase
space, in-situ electrostatic gating can be used not only
to alter the carrier density [10], but it can significantly
change the spin-orbit coupling (SOC) [11, 12] and even
drive transitions from a superconducting to an insulating
state [13].
Bulk transport studies of oxide interfaces have played
an important role toward building a better understanding
of these new material systems. However, it is becoming
increasingly clear that in order to fully grasp the details of
the complex coexisting phases at the interface, one must
probe the system at much smaller length scales. Recent
scanning probe experiments have indeed clearly demon-
strated that the electronic properties of the interface can
change dramatically over microscopic length scales [14–
16]. In this context, nanoscale electronic devices could
provide direct information on how such strong local vari-
ations in physical properties affect mesoscopic charge
transport. Perhaps even more exciting is the possibil-
ity of discovering and manipulating new electronic states
that are predicted to arise from the interplay between
confinement, superconductivity and SOC [17]. Further-
more, the ability to locally drive phase transitions at the
interface could potentially yield technologically relevant
oxide-based nano-electronic devices with novel function-
ality [18].
Existing methods for confinement at the interface in-
volve some form of nanoscale patterning, which ren-
ders selected portions of the interface insulating, while
others remain conducting. These include the use of
pre-patterned masks [19], physical etching of the inter-
face [20], and AFM-based lithography [21–23]. Such tech-
niques have shown promising results, and have been used
to realize transistor-like nanoscale devices controlled via
the field effect from a global back gate or local side gates.
However they do not provide an obvious way to create
more intricate device structures that require in-situ tun-
ability of the potential landscape. In addition, they suf-
fer from issues such as ion-beam induced damage or long
term stability, which could have a direct impact on device
performance.
These hurdles can be overcome by the use of local top
gates, which can be conveniently integrated with several
oxide interfaces where the top oxide layer itself acts as
a high quality gate dielectric. In this device architecture
the potential profile in the 2DES can be precisely con-
trolled using appropriate gate voltages, thus making it
an extremely flexible and robust platform to build tailor-
made nanostructures. Such electrostatic confinement is
routinely employed to create low dimensional systems
in traditional semiconductor based 2DESs. It is there-
fore somewhat surprising that a similar strategy has not
been adopted to investigate confinement at oxide inter-
faces thus far. Large area top gated devices have in-
deed been fabricated using a variety of techniques such
as sputtering [24], evaporation [25, 26] and in-situ depo-
sition [27, 28]. However scaling these structures down
has remained a challenge.
Here, we define nanoscale electronic devices in
LaAlO3/SrTiO3 (LAO/STO) using patterned top gates
that efficiently modify the potential landscape at the
metallic interface. We demonstrate that individual nar-
row gates (down to 200 nm) can completely pinch off
the conducting channel and display large on/off ratios
with negligible leakage currents. Using two such gates
in a split-gate geometry, we can further tune the flow of
charge carriers by restricting them to a narrow conduct-
ing channel with a width that can be controlled in-situ
via the gate voltages. At milliKelvin temperatures, when
the interface is superconducting we use a single narrow
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2top gate to drive locally a superconducting to insulat-
ing transition at the LAO/STO interface. In the super-
conducting state, we see evidence for a superconducting
weak link with a gate-dependent critical current.
Device fabrication involves pulsed laser deposition for
the oxide growth in combination with multiple aligned
lithography steps (see SI for device specific details).
Single crystal STO (001) substrates first undergo pho-
tolithography or electron beam lithography (EBL), fol-
lowed by the deposition of 45 nm of amorphous LAO
(a-LAO). The a-LAO is deposited at room temperature
with an O2 pressure of 6 × 10−5 mbar and laser fluency
of 1 J/cm2 (repetition rate: 5 Hz). Subsequent lift-off
in warm acetone (50 ◦C) creates an a-LAO mask for
the crystalline LAO (c-LAO) deposition. We deposit 12
unit cells of c-LAO at 770 ◦C with an O2 pressure of
6 × 10−5 mbar and laser fluency of 1 J/cm2 (repetition
rate: 1 Hz). The film growth is monitored in-situ using
reflection high-energy electron diffraction (RHEED) con-
firming layer by layer growth. Finally, a one hour long
post-growth anneal is performed at 300 mbar O2 pres-
sure and 600 ◦C, followed by a cooldown to room tem-
perature in the same atmosphere. Under these conditions
the 2DES formed at the LAO/STO interface shows sheet
densities of about 3×1013 cm−2 and field effect mobilities
up to 3500 cm2/Vs at 4.2 K in bulk samples. The pat-
terned top gates are finally defined by an aligned EBL
step, followed by electron beam evaporation of 100 nm
Au directly on the c-LAO surface.
Figure 1a shows a cross-sectional schematic of a de-
vice with a single top gate. An optical image of such
a device is shown in Figure 1b, where a narrow (1 µm
wide) gate runs across a mesoscopic conducting channel
defined at the LAO/STO interface. Figure 1d shows the
gate characteristics of this device (Dev1) at 300 K (see
SI for data from similar devices). A constant dc voltage
bias of 10 mV is applied across S and D (Vsd) and the
current (Isd) is measured as a function of the top gate
voltage (Vgate). The black curve (left axis) shows a typ-
ical field effect behavior with complete depletion under
the gated region resulting in an on/off ratio of nearly
1000 (shown in the inset). The leakage current (blue
trace, right axis) remains below 5 pA in this gate voltage
range, thus allowing for reliable measurements of very
low currents through the device. The gate width can be
reduced even further (in this case to 200 nm), as seen
in the (false color) scanning electron microscope (SEM)
image of Dev2 (Figure 1c). In Figure 1e we compare the
gate response of Dev1 and Dev2 at T = 2 K. Both de-
vices (Dev1-black trace, right axis; Dev2-red trace, left
axis) show comparable threshold voltages. This is con-
sistent with the fact that they were both fabricated on
12 unit cell LAO deposited under the same growth con-
ditions. We note that each curve consist of 10 consec-
utive sweeps between the on and off states. It is clear
that the device completely recovers from the insulating
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FIG. 1: (a) Cross-sectional schematic of a typical top gated
LAO/STO device. The 2DES (indicated in black) is formed at
the interface between crystalline LAO (c-LAO) and STO (c-
STO). The interface between amorphous LAO (a-LAO) and
STO remains insulating. (b) Optical image of Dev1 with
a 1 µm wide gate running over the c-LAO. (c) False color
scanning electron micrograph of Dev2, which consists of a
200 nm wide top gate. Red/blue areas correspond to con-
ducting/insulating regions. See SI for full device drawings
with the relevant channel dimensions. (d) Gate character-
istics for Dev1 at 300 K. Black curve (left axis) shows the
variation of source drain current (Isd) with top gate voltage
(Vgate). Inset: the same curve on a logarithmic scale. Blue
curve (right axis) shows the leakage current (Ileak) vs. Vgate.
(e) Gate response of Dev1 and Dev2 at 2 K. Each curve con-
sists of 10 consecutive down sweeps from the on to off state.
state, and is extremely stable over multiple on/off cy-
cles. This is in contrast with recent measurements on
bulk top gated LAO/STO devices where (at low temper-
atures) going above a critical resistance rendered the in-
terface completely insulating, and conduction could only
be revived by thermal cycling [25]. We point out that
the two-terminal resistance values are significantly higher
than those expected from the bulk mobility and density
values mentioned earlier. This discrepancy most likely
arises from a contact resistance and/or local regions in
the long narrow channel with a significantly higher resis-
tivity.
Having established a reliable gate response from our
local top gates we use two such gates to realize a split
gate (SG) geometry, using which charge carriers can
be confined to narrow conducting channels. SGs have
been successfully used to fabricate quantum point con-
tacts (QPCs) in semiconductor-based 2DESs [29, 30],
and have provided insights into several aspects of meso-
scopic physics (reviewed in [31]) ranging from the quan-
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FIG. 2: (a) Optical and (b) SEM images of a split gate (SG) device which comprises of a left (L) and right (R) gate. (c)
Four-probe resistance (R4p) measurements (at 300 K) comparing the gate action of the individual gates (red and blue curves)
with that of both gates together (black curve). Note that the red and blue curves show an excellent overlap, which makes it
hard to distinguish between the two in the plot. The labels [(i)-(iv)] mark different transport regimes in the operation of the
SG device. The corresponding density variations at the LAO/STO interface are shown schematically in (d), where black/gray
represent conducting/insulating regions in the 2DES. (e) Two-probe voltage biased measurements: Conductance, G vs. VL&R
at 300 K (black curve) and 4.2 K (red curve). See SI for device drawings with the relevant channel dimensions.
tum Hall effect to the Aharonov-Bohm effect. They
are also extremely sensitive charge detectors [32] and
spin filters [33], and serve as essential components for
the creation of lower dimensional systems such as quan-
tum dots [34]. At the LAO/STO interface, such one-
dimensional (1D) confinement could possibly give rise
to exotic electronic states that emerge from the inter-
play between 1D superconductivity and SOC [17]. Fig-
ure 2a shows an optical micrograph of a SG device on
LAO/STO. It consists of a left (L) and right (R) gate,
both of which start off 2.5 µm wide and taper down to
a narrow point. Figure 2b shows an SEM image of the
active device region. We have studied devices with tip
separations of approximately 400 nm (Dev3) and 250 nm
(Dev4), and both show qualitatively similar features.
Here we focus on Dev3 (results from Dev4 can be found
in the SI)
We begin by studying the room temperature four probe
resistance (R4p) across the SG, as a function of the in-
dividual (L, R) gates. A 100 nA dc current is applied
between S and D (Isd), and resistance is measured be-
tween contacts P1 and P2 (see Figure 2a). For these
measurements no back gate voltage was applied. When
the SG is held at zero (VL = VR = 0), the carrier density
in the entire channel is uniform. This is shown schemat-
ically in Figure 2d (top panel), where the uniform black
area represents a wide channel with no density varia-
tions. The corresponding point in the R4p vs Vgate plot
(Figure 2c) is marked by the label (i). As one of the
gates (say L) is made more negative, the carriers below
this gate are depleted, resulting in a sharp increase in
R4p (red curve). However, at a critical threshold volt-
age (Vth) the region below R is completely depleted, in-
dicated by (ii) in Figure 2c,d (gray areas represent de-
pleted regions in the 2DES). Throughout, we define Vth
as the gate voltage where the magnitude of this slope is
maximum. Beyond Vth the gate action is weaker, since
depletion must now occur sideways, thereby resulting in
a lower slope in the R4p vs. Vgate curve. Sweeping only
L (instead of R) should be electrostatically equivalent to
the situation described above. This is reflected directly
in transport by the excellent overlap between the red and
blue curves. If both R, L are swept together the response
is much stronger (black curve). When VL = VR = Vth
[label (iii)] a narrow constriction is formed in the 2DES,
whose width is determined by the geometry of the split
gates and the electrostatics of the system. Finally, going
to even more negative voltages with L and R together
[label (iv)] squeezes this channel further. Thus, through
an appropriate device design and suitable gate voltages,
it is clearly possible to electrostatically define nanoscale
constrictions at an oxide interface, even at room temper-
ature.
Next, we study this SG device (Dev3) at cryogenic
temperatures in a two probe configuration. Figure 2e
shows the variation of the conductance (G) with VL&R
(i.e., both L and R swept together) at 300 K (black curve,
left axis) and 4.2 K (red curve, right axis). Two things
are immediately apparent from these plots. First, the
conductivity of the system increases significantly as the
temperature is lowered, which is expected for such metal-
lic samples. Second, Vth shifts to less negative voltages
upon cooling down. It has been suggested that the sheet
density can reduce with temperature as a result of car-
rier freeze-out [7]. Such a reduction in the sheet den-
sity with temperature could qualitatively explain the ob-
served shift in Vth, since it now becomes much easier
for the SG to deplete the carriers. However, at these
temperatures an even more striking effect appears in the
gate response of the SGs, which only becomes apparent
through detailed phase space maps of the conductance
vs. the individual gates.
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FIG. 3: 2D maps of conductance (G) as a function of left/right
(L/R) split gate voltages (VL/VR) at (a) T = 300 K and
(b) T = 4.2 K. The gate voltage step (for both VL and VR)
is 20 mV. Black circles mark the positions of the threshold
voltage for either gate, with the other held at zero. Symmetry
about the white dashed line indicates comparable gate action
from both L and R. (c)&(d) show plots of the corresponding
numerical derivatives taken along the VR axis (dG/dVR). The
maximum in dG/dVR indicates the threshold voltage for gate
R. It is independent of VL at 300 K, but shows a distinct
shift at 4.2 K, indicating cross-talk between L and R at low
temperatures.
Figure 3a,b show two such maps of G, at 300 K and
4.2 K respectively. It is worth pointing out that these
maps are typically acquired over several hours, during
which the device does not show any switches or obvious
drifts, confirming the stability and robustness of these
gates. Furthermore, both gates (L and R) have a nearly
identical influence on the 2DES at the interface. This
is evident from the high degree of symmetry across the
diagonal (white dashed line). Such a symmetric response
of the two gates can be expected if the 2DES has a homo-
geneous density. However, inhomogeneities in the gated
regions could give rise to a reduction in this symmetry
(as seen for Dev4 in the SI). The entire phase space can
be divided into two distinct regions. The blue portion
(lower G) corresponds to a situation when both L and R
have been driven beyond their respective threshold volt-
ages. The red area (higher G), thus reflects the comple-
mentary scenario, where either one (or none) of the gates
have crossed Vth (black circles indicate the position of Vth
for each of the gates with the other held at zero). The
narrow white band therefore separates these two elec-
trostatically distinct regimes and provides information
about the effective region of influence of the individual
gates, and the extent of cross-talk between them. These
effects can be examined in a more consistent manner by
taking a derivative along one of the gate axes.
Figure 3c,d show the corresponding numerical deriva-
tives taken along the VR axis (dG/dVR). As mentioned
earlier, the maximum in dG/dVR occurs at Vth associated
with gate R. At 300 K, as VL is made more negative the
position of the threshold does not change, indicating that
there is practically no cross-talk between the gates. This
is perhaps not so surprising considering the fact that the
gates are very close (∼5 nm) to the interface, and there-
fore most of the electric field lines go directly downward,
creating a sharp potential profile with minimal spreading
of the the electric field. However, at 4.2 K the situation
is rather different. VL obviously has a distinct effect on
the threshold voltage for R, shifting it to less negative
voltages, as VL becomes more negative. This suggests
that VL has a significant influence on the region below
R, which is in contrast with the observations at 300 K.
Such a modification of the electrostatics could possibly
be related to the fact that STO is an incipient ferroelec-
tric, thereby exhibiting a strong increase in its permit-
tivity at low temperatures [35]. A combination of this
large permittivity (∼ 104 at T = 4 K) along with im-
perfect screening from the 2DES, could provide a viable
mechanism for the observed cross-talk between the gates.
As the carrier density below L is reduced, the extent of
screening from the 2DES below L reduces. This, in turn,
allows electric field lines to go through the STO, resulting
in a significant field effect in the region below R. Though
a likely explanation, the feasibility of such a scenario ulti-
mately needs to be tested using electrostatic simulations
with appropriate parameters for the screening lengths at
the LAO/STO interface.
In addition to local top gates, the global back gate
L R
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FIG. 4: (a) The conductance (G) of the nano-constriction
formed by the split gates can also be tuned using the back
gate (BG). While G does not change appreciably with VL&R
when VBG = 0 V (blue curve, a similar trace is also shown
in Figure 2e), for VBG = −10.8 V it is possible to completely
deplete the channel using split gates (red curve). Intermediate
(black) curves correspond to VBG = −1.8 V, -3.6 V, -5.85 V, -
8.1 V, -9.45 V, -9.9 V, and -10.35 V. (b) Modulation of G with
VL&R at milliKelvin temperatures due to mesoscopic effects in
the conducting channel. The modulations evolve continuously
as a function of BG.
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FIG. 5: (a) A local superconducting to insulating transition induced by the top gate. Inset: schematic (to-scale) of the device
and measurement configuration. (b) 2D map of differential resistance (dV/dI) as a function of I and Vgate. (c) A closer view of
the region enclosed by the dashed lines in (b), with line traces at Vgate = 0 V and Vgate = −0.6 V (d) Lower and upper panels
show the critical current (Ic) and IcRn product respectively of a gate-tunable weak link. Red line is a guide to the eye.
can also modify the electrostatics at the interface, thus
providing additional control over transport through elec-
trostatically defined nanostructures. Though our SG de-
vices show clear evidence of confinement, the relatively
large separation between the gates (as compared to the
distance of the gates from the 2DES) makes it difficult to
pinch off the channel using just the top gates. However,
by reducing the sheet carrier density via moderate neg-
ative voltages on the back gate (BG), we could indeed
deplete the constriction completely, as seen in Figure 4a.
In this geometry the entire 0.5 mm thick STO substrate
is used as the gate dielectric. At VBG = 0 V the chan-
nel remains fairly open in this gate voltage range (blue
trace), but shows a clear pinch-off for VBG = −10.8 V
(red trace). We note that in all the devices studied here,
we observed a strong hysteresis in the BG action at low
temperatures. As the BG is taken to positive values, G
typically saturates for VBG > 20 V. Subsequently, going
back to VBG = 0 V renders the sample highly insulat-
ing. However, the conductance can be completely recov-
ered by taking the top gate to positive voltages, which
suggests that the effect arises primarily from the region
below the local gates. Such an effect was not observed in
larger Hall bars (channel width ∼ 500 µm), fabricated in
a similar fashion, but without top gates.
Figure 4b shows the variation of G with VL&R at
T=50 mK for a small range of BG voltages. This data
was obtained after the BG was first swept up to 22.5 V
and then reduced to 7.245 V. As described above, at
VL&R = 0 V the sample is now less conductive, but
sweeping VL&R to positive values increases Isd. It is
also evident that there is a finer structure that emerges
at these low temperatures, which is clearly absent at
T=4.2 K (Figure 4a). These modulations in conductance
are highly reproducible and show a continuous evolution
with VBG. We attribute this structure to mesoscopic ef-
fects that arise from disorder in the conducting channel.
We believe that the integration of such split-gate devices
with higher mobility oxide interfaces with significantly
longer mean free paths [5, 7] should enable studies of
mesoscopic transport in the 1D limit.
Thus far we have concentrated on the flow of normal
electrons through devices defined via local top gates. Of
course, one of the remarkable properties of the LAO/STO
interface is that it can also host 2D-superconductivity [9].
Furthermore, bulk studies have shown that reducing the
carrier density at the interface with a global back gate
results in a quantum phase transition between super-
conducting and insulating ground states [13]. The abil-
ity to locally alter the ground state of the interface at
the nanoscale provides the opportunity to create gate-
tunable superconducting circuit elements (e.g., Joseph-
son junctions), which may enhance our understanding of
the microscopic nature of superconductivity at the inter-
face. To study the effects of a local top gate on the su-
perconductivity we cooled down Dev2 (see Figure 1c for
SEM image) to T=50 mK, and recorded current-voltage
(I-V) characteristics as a function of Vgate in a four probe
configuration (with BG fixed at zero). In Figure 5a we
plot a few representative I-V traces at different values of
6Vgate (inset shows a to-scale schematic of the measure-
ment configuration). These curves show a clear transition
from a superconducting state (Vgate = 0 V, black trace)
to an insulating state as Vgate is made more negative.
This insulating state is evident from a gap-like structure
that emerges for Vgate < −0.9 V, and grows in size as the
gate voltage is further reduced. Though previous stud-
ies with large top gates have shown some gate dependent
modulation of the critical current [25], we believe that a
local superconducting-insulating transition has thus far
not been observed at the LAO/STO interface.
Figure 5b shows a 2D plot of differential resistance
dV/dI (obtained via numerical differentiation of the gate-
dependent I-V traces) as a function of Vgate and I. Two
important features to note in this plot are (i) strong peaks
that occur at relatively high currents (10 - 15 nA) and
(ii) a weaker peak at much lower currents (< 3 nA),
which closes as Vgate is made more negative and finally
disappears around the superconducting-insulating tran-
sition. The stronger set of peaks reflect the current
driven superconducting to normal transition in the ar-
eas outside the top gated region (we comment further on
them toward the end). To understand the origin of the
strongly gate-dependent structure at lower currents, we
explore the possibility that the region under the top gate
acts as a weak link between the superconducting reser-
voirs on either side. Figure 5c shows the dV/dI map
in a smaller range (indicated by dashed rectangle in Fig-
ure 5b) with two representative line traces at Vgate = 0 V
and Vgate = −0.6 V. We start by associating a critical
current (Ic) with the first local maximum in dV/dI. Fig-
ure 5d (lower panel) shows that Ic is roughly constant
from Vgate = 0 V to Vgate = −0.5 V, below which it
begins to drop more rapidly and finally disappears at
Vgate = −0.92 V (red line is a guide to the eye). In the
upper panel we plot the product of Ic and Rn (where Rn
is the resistance just above Ic), which remains roughly
constant over the entire gate voltage range, a character-
istic signature of a Josephson junction. For T << Tc (Tc
is the critical temperature of the superconducting reser-
voirs), we expect eIcRn ≈ α∆, where ∆ is the supercon-
ducting gap in the reservoirs, e is the electronic charge,
and α depends on the microscopic details of the weak
link and can take values from ∼ 1.5 − 3 [36]. The weak
link can in general be a tunnel barrier, a superconduc-
tor or a normal metal. Interestingly, for the LAO/STO
system all three scenarios are possible, and the current
experiments cannot precisely determine the actual mi-
croscopic nature of the weak link. However, using the
fact that we experimentally determine eIcRn ∼ 30µeV,
we estimate that ∆ ∼ 10 − 20µeV. Though these values
are slightly smaller (roughly by a factor of 3) than recent
measurements of ∆ via tunneling spectroscopy [28], they
are consistent with the the lower Tc ∼ 100 mK of our
samples (see SI). We note that similar observations of a
gate-tunable weak link at the surface of STO have also
recently been reported [37].
Finally, we remark on the evolution of the peaks
in dV/dI at higher values of I and associated with
superconducting-normal switching of the area outside the
top gated region. We associate the multiple switches
with inhomogeneities in the long (150 µm) and narrow
(5 µm) conducting channel across which the measure-
ments were performed. Most of the peaks run parallel
to each other, showing hardly any gate-dependent shifts
till about Vgate = −0.9 V, which is close to where the
superconducting-insulating transition occurs. Interest-
ingly, below Vgate = −0.9 V these peaks start coming
together more rapidly. Though we do not have a com-
plete understanding of this behavior at the moment, we
present two possible explanations. The first possibility is
that the significantly higher resistance of the insulating
state gives rise to Joule heating which increases the lo-
cal electronic temperature, thereby reducing the critical
current of the neighboring regions. The second possi-
bility relates to the earlier discussion (in the context of
split gates), whereby electric field lines from the top gate
could potentially spread out significantly once the den-
sity below the gate is reduced. In this scenario, the evolu-
tion of the peaks could be explained by the fact that the
electrostatic region of influence of the top gate extends
significantly beyond its geometric dimensions, thereby re-
ducing the critical current in the neighboring regions. In
contrast to our current device geometry, we believe that
devices with significantly wider superconducting banks
would be more suitable for the study of the Josephson
effect. In such devices the un-gated regions would have a
much larger critical current than the weak link, and the
strong influence of local inhomogeneities could possibly
be suppressed, thereby allowing for a clearer interpreta-
tion of the results.
In conclusion, we have demonstrated that top gating
can be used to create electrostatically confined nanos-
tructures at the LAO/STO interface. These gates show
excellent performance and stability from room temper-
ature down to 50 mK. Not only do they allow us to
control the electrostatic landscape through which normal
electrons flow, they provide a promising route to locally
control the electronic ground state of the interface. The
inherent flexibility in the design of such top-gated struc-
tures opens up a new and versatile platform for creating
a variety of gate-tunable nanostructures at oxide inter-
faces.
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8SUPPLEMENTARY INFORMATION
Figure S1a shows a complete flowchart of the various steps involved in the fabrication of the devices discussed in
the main text (Dev1, Dev2, and Dev3) as well those discussed later in the supplementary information. Bold black
arrows show the process flow used to fabricate the split gate (SG) device discussed in detail in the main text (Dev3).
Figure S1b shows optical images of Dev3 at different stages of the device fabrication corresponding to labels [(i)-(iii)]
in Figure S1a. The blue/red arrows correspond to Dev1/Dev2 respectively. Dev4, Dev5 and Dev6 (described in
Figure S3) are fabricated in a similar fashion to Dev3, Dev1, and Dev2 respectively.
(i) (ii) (iii)
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FIG. S1: (a) Device fabrication flowchart (see text for details). (b) Optical microscope images for Dev3 at various different
stages of the fabrication process corresponding to labels (i)-(iii) in (a). The differences in colors between the three images are
only a result of different camera settings, and not related to the processes themselves.
9Below we describe each of the processes in some detail.
• Photolithography (PL): PL is performed using a deep-UV Karl Suss MJB3 mask aligner. The sample is coated
with S1805 photoresist followed by UV exposure.
• Electron beam lithography (EBL): To prepare the sample for EBL, it is typically coated with a positive resist
(double layer: PMMA 495K/950K). For Dev3/Dev4 we used a combination of PMMA 495K (100 nm thick) and
HSQ (50 nm thick) to define the amorphous LAO (a-LAO) mask. HSQ is a negative resist and therefore allows
us to expose only the region that must be protected during the subsequent a-LAO growth. For all EBL steps,
the sample is also coated with Aquasave (Mitsubishi Rayon). Aquasave is a water soluble conducting polymer
which prevents charging during the lithography process. After lithography, the Aquasave is first dissolved in
water, before proceeding with developing. HSQ is developed in TMAH (12.5% solution in H2O), followed by
an H2O and IPA rinse. PMMA is developed in MIBK (33% solution in IPA) followed by an IPA rinse. Typical
doses for the electron beam lithography are 800 µC/cm2 and 650 µC/cm2 for PMMA and HSQ respectively.
• Tungsten (W) sputtering : In order to do well aligned EBL it is necessary to have good quality markers that can
survive the high temperatures during the crystalline LAO (c-LAO) growth. We therefore make use of W [see
Figure S1b-(i)], which is deposited using RF-sputtering at a pressure of 20 µbar.
• Oxygen plasma etching : This step is only required if a double layer of PMMA/HSQ was used to define the
a-LAO mask. After exposure of the HSQ the oxygen plasma is used remove the PMMA from the unexposed
regions. The etching is performed with an RF power of 60 W and oxygen flow rate of 40 sccm for 1 minute.
• Oxides growth: The details for a-LAO and c-LAO growth have been described in the main text.
• Argon (Ar) ion milling : Ion milling is used to drill holes that reach the LAO/STO interface. This is followed
by in-situ metal deposition, resulting in good ohmic contacts to the interface. The milling is performed in the
load lock of the deposition chamber with an Ar pressure of 1× 10−3 mbar.
• Metal deposition: All metals are deposited by electron beam evaporation. Ti/Au (20 nm/50 nm) is deposited
after Ar ion milling to make ohmic contacts (in devices where no milling was performed, contacts were made by
direct wedge bonding to the interface). For the top gates, only Au (100 nm) was evaporated. The deposition
rate was kept low (0.5 A◦/s) for the first 20 nm after which it was increased to about 2-3 A◦/s. The base
pressure of the deposition chamber is less than 5×10−8 mbar and rises to about 1×10−7 mbar during the Au
deposition.
• Liftoff : Post-deposition liftoff (a-LAO, W, Ti/Au, and Au) is usually performed in warm acetone (55 ◦C).
The process can be sped up by putting the samples in an ultrasonic (US) bath. However, after the top gate
deposition (Au) this is avoided in order to prevent the Au from peeling off.
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FIG. S2: (a) Device drawing for Dev1 and Dev2 in main text showing the contacts (S and D) used for two-probe measurements.
Red regions correspond to the conducting 2DES and blue regions are the top gates. (b) Similar drawing for the split gate device
Dev3 in the main text. P1 and P2 are voltage probes used for four-probe measurements. (c),(d) show close-ups of regions
indicated by dashed lines in (a),(b) respectively. The channel widths in the active device region are 5 µm (Dev1/Dev2) and
10 µm (Dev3).
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FIG. S3: (a) Gate characteristics of a 5 µm wide single gated device (Dev5). (b) 2D map of the current for a device (Dev6)
with two gates in series . Inset shows an optical image of the device. (c) Red/black correspond to individual traces taken along
the positions marked by red/black arrows in (b). (d) Gate response of a split gate device (Dev4) similar to Dev3, described in
the main text. Inset shows SEM image of the device. (e) 2D map of the four-probe resistance (R4p) vs. the left (L) and right
(R) gate voltages for Dev4. (f) Absolute value of the derivative of (e) along the VR axis.
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Figure S3 shows data from three other devices that complement the results described in the main text. Figure S3a
inset shows a device (Dev5) with a 5 µm wide gate across the conducting channel. The device characteristics are
very similar to those of Dev1 (described in main text), in terms of the on/off ratio and leakage current. We also
study transport through a device with two gates in series (Dev6). The 2D current map in Figure S3b shows that the
two gates act independently of one another, with no cross-talk. Figure S3c shows individual traces taken along the
positions marked by the red/black arrows in Figure S3b. It can clearly be seen that a more negative value of VG1
merely reduces the overall conductance of the channel, without affecting the pinch-off voltage for gate G2.
In addition to the split-gate device discussed in the main text (Dev3), we study another device (Dev4) in the same
geometry, with a gate separation (tip to tip) of about 250 nm. Figure S3d shows the room temperature variation
in four-probe resistance (R4p) with just the left gate (L), right gate (R), and both together (L&R). Inset shows a
(false color) SEM image of the device. A comparison with Figure 2b (main text) shows qualitatively similar behavior
to Dev3, however there is some asymmetry in the action of L and R. This is most likely a result of some local
inhomogeneity in the device region. Figure S3e shows a 2D map of R4p vs. VL, VR. Both the R4p map and the
derivative along VR (Figure S3f) look very similar to Dev3 (main text), indicating minimal cross-talk between the
gates.
We note that none of the devices studied (in the main text and SI) showed any significant leakage at room tem-
perature. However, we did observe some spread in the pinch-off (threshold) voltage, which varied between -1.5 V and
-2.5 V.
FIG. S4: I-V characteristics of a bulk sample showing a critical temperature Tc ∼100 mK. Measurements were performed in a
van der Pauw geometry, as shown in the inset.
